

2018 Index

IEEE Computer Architecture Letters

Vol. 17

This index covers all technical items—papers, correspondence, reviews, etc.—that appeared in this periodical during 2018, and items from previous years that were commented upon or corrected in 2018. Departments and other items may also be covered if they have been judged to have archival value.

The Author Index contains the primary entry for each item, listed under the first author's name. The primary entry includes the coauthors' names, the title of the paper or other item, and its location, specified by the publication abbreviation, year, month, and inclusive pagination. The Subject Index contains entries describing the item under all appropriate subject headings, plus the first author's name, the publication abbreviation, month, and year, and inclusive pages. Note that the item title is found only under the primary entry in the Author Index.

AUTHOR INDEX

A

- Abulila, A.**, see Jung, M., *LCA Jan. -June 2018* 37-41
Ahn, J., see Min, D., *LCA July -Dec. 2018* 245-248
Ahn, J.H., see Lee, E., *LCA Jan. -June 2018* 96-99
Ahn, J.H., see Jung, D., *LCA Jan. -June 2018* 72-75
Ajdarí, M., Park, P., Kwon, D., Kim, J., and Kim, J., A Scalable HW-Based Inline Deduplication for SSD Arrays; *LCA Jan. -June 2018* 47-50
Akram, S., see De Pestel, S., *LCA July -Dec. 2018* 183-186
Alameldeen, A., see Choukse, E., *LCA July -Dec. 2018* 126-129
AlBarakat, L.M., Gratz, P.V., and Jimenez, D.A., MTB-Fetch: Multithreading Aware Hardware Prefetching for Chip Multiprocessors; *LCA July -Dec. 2018* 175-178
Alian, M., see Min, S., *LCA July -Dec. 2018* 221-224
Almatrood, A.F., and Singh, H., Design of Generalized Pipeline Cellular Array in Quantum-Dot Cellular Automata; *LCA Jan. -June 2018* 29-32
Angstadt, K., Wadden, J., Dang, V., Xie, T., Kramp, D., Weimer, W., Stan, M., and Skadron, K., MNCaRT: An Open-Source, Multi-Architecture Automata-Processing Research and Execution Ecosystem; *LCA Jan. -June 2018* 84-87
Antoniades, M.A., see Hadjilambrou, Z., *LCA Jan. -June 2018* 68-71

B

- Badr, M.**, see San Miguel, J., *LCA Jan. -June 2018* 76-79
Bakhshaliour, M., see Vakil-Ghahani, A., *LCA Jan. -June 2018* 64-67
Barkhordar, M., see Nematollahi, N., *LCA July -Dec. 2018* 225-229
Basak, A., Hu, X., Li, S., Oh, S.M., and Xie, Y., Exploring Core and Cache Hierarchy Bottlenecks in Graph Processing Workloads; *LCA July -Dec. 2018* 197-200
Bhattacharjee, A., see Pham, B., *LCA Jan. -June 2018* 17-20
Birk, Y., see Shwartz, O., *LCA July -Dec. 2018* 159-162
Burgstaller, B., see Yun, J., *LCA July -Dec. 2018* 163-166

C

- Cain, T.**, see Pham, B., *LCA Jan. -June 2018* 17-20
Canakci, S., see Delshadtehrani, L., *LCA Jan. -June 2018* 92-95
Chatzidimitriou, A., see Kaliorakis, M., *LCA July -Dec. 2018* 109-112
Chen, Q., see Zhao, W., *LCA July -Dec. 2018* 187-191
Choukse, E., Erez, M., and Alameldeen, A., CompressPoints: An Evaluation Methodology for Compressed Memory Systems; *LCA July -Dec. 2018* 126-129
Chowdhury, Z., Harms, J.D., Khatamifard, S.K., Zabihi, M., Lv, Y., Lyle, A. P., Sapatnekar, S.S., Karpuzu, U.R., and Wang, J., Efficient In-Memory Processing Using Spintronics; *LCA Jan. -June 2018* 42-46
Christoforidis, E., Xydis, S., and Soudris, D., CF-TUNE: Collaborative Filtering Auto-Tuning for Energy Efficient Many-Core Processors; *LCA Jan. -June 2018* 25-28

- Chung, K.**, see Jeon, D., *LCA Jan. -June 2018* 5-8
Cica, Z., see Durkovic, S., *LCA Jan. -June 2018* 13-16

D

- Dang, V.**, see Angstadt, K., *LCA Jan. -June 2018* 84-87
Das, S., see Hadjilambrou, Z., *LCA Jan. -June 2018* 68-71
De Pestel, S., Steen, S.V.d., Akram, S., and Eeckhout, L., RPPM: Rapid Performance Prediction of Multithreaded Applications on Multicore Hardware; *LCA July -Dec. 2018* 183-186
Delimitrou, C., see Kulkarni, N., *LCA July -Dec. 2018* 171-174
Delimitrou, C., see Gan, Y., *LCA July -Dec. 2018* 155-158
Delshadtehrani, L., Eldridge, S., Canakci, S., Egele, M., and Joshi, A., Nile: A Programmable Monitoring Coprocessor; *LCA Jan. -June 2018* 92-95
Deng, Y., see Li, Z., *LCA July -Dec. 2018* 147-150
Do, S.W.S., and Dubois, M., Core Reliability: Leveraging Hardware Transactional Memory; *LCA July -Dec. 2018* 105-108
Dogan, H., see Omar, H., *LCA July -Dec. 2018* 230-234
Du Bois, K., see Eyerman, S., *LCA Jan. -June 2018* 55-58
Dubois, M., see Do, S.W.S., *LCA July -Dec. 2018* 105-108
Durkovic, S., and Cica, Z., Birkhoff-Von Neumann Switch Based on Greedy Scheduling; *LCA Jan. -June 2018* 13-16

E

- Eeckhout, L.**, see Van Den Steen, S., *LCA Jan. -June 2018* 9-12
Eeckhout, L., see De Pestel, S., *LCA July -Dec. 2018* 183-186
Egele, M., see Delshadtehrani, L., *LCA Jan. -June 2018* 92-95
Eldridge, S., see Delshadtehrani, L., *LCA Jan. -June 2018* 92-95
Erez, M., see Choukse, E., *LCA July -Dec. 2018* 126-129
Eyerman, S., Heirman, W., Du Bois, K., and Hur, I., Multi-Stage CPI Stacks; *LCA Jan. -June 2018* 55-58

F

- Falahati, H.**, see Nematollahi, N., *LCA July -Dec. 2018* 225-229
Fang, L., see Zhang, J., *LCA July -Dec. 2018* 167-170

G

- Gan, Y.**, and Delimitrou, C., The Architectural Implications of Cloud Microservices; *LCA July -Dec. 2018* 155-158
Ganesan, K., see San Miguel, J., *LCA Jan. -June 2018* 76-79
Ghoreyshi, A., see Khatamifard, S.K., *LCA July -Dec. 2018* 117-121
Ginosar, R., see Yavits, L., *LCA Jan. -June 2018* 21-24
Gizopoulos, D., see Kaliorakis, M., *LCA July -Dec. 2018* 109-112
Gratz, P.V., see AlBarakat, L.M., *LCA July -Dec. 2018* 175-178
Guo, M., see Zhao, W., *LCA July -Dec. 2018* 187-191

H

- Hadjilambrou, Z.**, Das, S., Antoniades, M.A., and Sazeides, Y., Sensing CPU Voltage Noise Through Electromagnetic Emanations; *LCA Jan. -June 2018* 68-71
Harms, J.D., see Chowdhury, Z., *LCA Jan. -June 2018* 42-46
Heirman, W., see Eyerman, S., *LCA Jan. -June 2018* 55-58
Hoseinzadeh, M., Flow-Based Simulation Methodology; *LCA Jan. -June 2018* 51-54

- Hower, D., see Pham, B., *LCA Jan.-June 2018* 17-20
 Hu, X., see Basak, A., *LCA July-Dec. 2018* 197-200
 Huang, M., see Kondguli, S., *LCA July-Dec. 2018* 205-208
 Huh, J., see Kim, S., *LCA July-Dec. 2018* 130-133
 Hur, I., see Eyerman, S., *LCA Jan.-June 2018* 55-58
 Hwu, W., see Min, S., *LCA July-Dec. 2018* 221-224

I

- Iliakis, K., Xydis, S., and Soudris, D., Decoupled MapReduce for Shared-Memory Multi-Core Architectures; *LCA July-Dec. 2018* 143-146
 Inoue, K., see Mashimo, S., *LCA July-Dec. 2018* 217-220
 Ipek, E., Longnos, F., Xiao, S., and Yang, W., Bit-Level Load Balancing: A New Technique for Improving the Write Throughput of Deeply Scaled STT-MRAM; *LCA July-Dec. 2018* 139-142
 Ipek, E., Longnos, F., Xiao, S., and Yang, W., Vertical Writes: Closing the Throughput Gap between Deeply Scaled STT-MRAM and DRAM; *LCA July-Dec. 2018* 151-154

J

- Jeon, D., Park, K., and Chung, K., HMC-MAC: Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube; *LCA Jan.-June 2018* 5-8
 Jerger, N.E., see San Miguel, J., *LCA Jan.-June 2018* 76-79
 Jiang, L., see Lou, Q., *LCA July-Dec. 2018* 241-244
 Jiang, L., see Zokaee, F., *LCA July-Dec. 2018* 237-240
 Jimenez, D.A., see AlBarakat, L.M., *LCA July-Dec. 2018* 175-178
 Jones, A.K., see Kline, D., *LCA July-Dec. 2018* 209-212
 Jones, A.K., see Zhang, J., *LCA July-Dec. 2018* 167-170
 Joshi, A., see Delshadtehrani, L., *LCA Jan.-June 2018* 92-95
 Jung, D., Lee, S., Rhee, W., and Ahn, J.H., Partitioning Compute Units in CNN Acceleration for Statistical Memory Traffic Shaping; *LCA Jan.-June 2018* 72-75
 Jung, M., Zhang, J., Abulila, A., Kwon, M., Shahidi, N., Shalf, J., Kim, N.S., and Kandemir, M., SimpleSSD: Modeling Solid State Drives for Holistic System Simulation; *LCA Jan.-June 2018* 37-41

K

- Kahne, B., see Omar, H., *LCA July-Dec. 2018* 230-234
 Kaliorakis, M., Chatzidimitriou, A., Papadimitriou, G., and Gizopoulos, D., Statistical Analysis of Multicore CPUs Operation in Scaled Voltage Conditions; *LCA July-Dec. 2018* 109-112
 Kandemir, M., see Jung, M., *LCA Jan.-June 2018* 37-41
 Karpuzcu, U.R., see Chowdhury, Z., *LCA Jan.-June 2018* 42-46
 Karpuzcu, U.R., see Khatamifard, S.K., *LCA July-Dec. 2018* 201-204
 Karpuzcu, U.R., see Khatamifard, S.K., *LCA July-Dec. 2018* 117-121
 Khan, O., see Omar, H., *LCA July-Dec. 2018* 230-234
 Khatamifard, S.K., see Chowdhury, Z., *LCA Jan.-June 2018* 42-46
 Khatamifard, S.K., Wang, L., Kose, S., and Karpuzcu, U.R., A New Class of Covert Channels Exploiting Power Management Vulnerabilities; *LCA July-Dec. 2018* 201-204
 Khatamifard, S.K., Najafi, M.H., Ghoreyshi, A., Karpuzcu, U.R., and Lilja, D., On Memory System Design for Stochastic Computing; *LCA July-Dec. 2018* 117-121
 Khoram, S., Zha, Y., and Li, J., An Alternative Analytical Approach to Associative Processing; *LCA July-Dec. 2018* 113-116
 Kim, C., see Kim, S., *LCA July-Dec. 2018* 130-133
 Kim, C., and Lee, H., A High-Bandwidth PCM-Based Memory System for Highly Available IP Routing Table Lookup; *LCA July-Dec. 2018* 246-249
 Kim, J., see Ajdari, M., *LCA Jan.-June 2018* 47-50
 Kim, J., see Ajdari, M., *LCA Jan.-June 2018* 47-50
 Kim, J., and Park, P., SSD Performance Modeling Using Bottleneck Analysis; *LCA Jan.-June 2018* 80-83
 Kim, J., see Kim, J., *LCA Jan.-June 2018* 80-83
 Kim, J., see Kim, J., *LCA Jan.-June 2018* 80-83
 Kim, J., see Kim, J., *LCA Jan.-June 2018* 80-83
 Kim, J., see Yun, J., *LCA July-Dec. 2018* 163-166
 Kim, N.S., see Jung, M., *LCA Jan.-June 2018* 37-41
 Kim, N.S., see Min, S., *LCA July-Dec. 2018* 221-224

- Kim, S., Kwak, W., Kim, C., and Huh, J., Zebra Refresh: Value Transformation for Zero-Aware DRAM Refresh Reduction; *LCA July-Dec. 2018* 130-133
 Kim, S., see Yun, J., *LCA July-Dec. 2018* 163-166
 Kim, Y., see Min, D., *LCA July-Dec. 2018* 245-248
 Kline, D., Melhem, R., and Jones, A.K., Counter Advance for Reliable Encryption in Phase Change Memory; *LCA July-Dec. 2018* 209-212
 Kline, D., see Zhang, J., *LCA July-Dec. 2018* 167-170
 Kondguli, S., and Huang, M., Bootstrapping: Using SMT Hardware to Improve Single-Thread Performance; *LCA July-Dec. 2018* 205-208
 Kose, S., see Khatamifard, S.K., *LCA July-Dec. 2018* 201-204
 Kramp, D., see Angstadt, K., *LCA Jan.-June 2018* 84-87
 Kulkarni, N., Qi, F., and Delimitrou, C., Leveraging Approximation to Improve Datacenter Resource Efficiency; *LCA July-Dec. 2018* 171-174
 Kwak, W., see Kim, S., *LCA July-Dec. 2018* 130-133
 Kwon, D., see Ajdari, M., *LCA Jan.-June 2018* 47-50
 Kwon, M., see Jung, M., *LCA Jan.-June 2018* 37-41
 Kwon, Y., and Rhu, M., A Case for Memory-Centric HPC System Architecture for Training Deep Neural Networks; *LCA July-Dec. 2018* 134-138

L

- Lee, E., Lee, S., Suh, G.E., and Ahn, J.H., TWiCe: Time Window Counter Based Row Refresh to Prevent Row-Hammering; *LCA Jan.-June 2018* 96-99
 Lee, H., see Kim, C., *LCA July-Dec. 2018* 246-249
 Lee, J., see Min, D., *LCA July-Dec. 2018* 245-248
 Lee, S., see Lee, E., *LCA Jan.-June 2018* 96-99
 Lee, S., see Jung, D., *LCA Jan.-June 2018* 72-75
 Li, J., see Zha, Y., *LCA Jan.-June 2018* 33-36
 Li, J., see Khoram, S., *LCA July-Dec. 2018* 113-116
 Li, S., see Basak, A., *LCA July-Dec. 2018* 197-200
 Li, Z., Liu, L., Deng, Y., Yin, S., and Wei, S., Breaking the Synchronization Bottleneck with Reconfigurable Transactional Execution; *LCA July-Dec. 2018* 147-150
 Lilja, D.J., see Khatamifard, S.K., *LCA July-Dec. 2018* 117-121
 Liu, L., see Li, Z., *LCA July-Dec. 2018* 147-150
 Longnos, F., see Ipek, E., *LCA July-Dec. 2018* 139-142
 Longnos, F., see Ipek, E., *LCA July-Dec. 2018* 151-154
 Lotfi-Kamran, P., see Vakil-Ghahani, A., *LCA Jan.-June 2018* 64-67
 Lotfi-Namin, M., see Vakil-Ghahani, A., *LCA Jan.-June 2018* 64-67
 Lou, Q., and Jiang, L., BRAWL: A Spintronics-Based Portable Basecalling-in-Memory Architecture for Nanopore Genome Sequencing; *LCA July-Dec. 2018* 241-244
 Louri, A., see Zheng, H., *LCA Jan.-June 2018* 88-91
 Lv, Y., see Chowdhury, Z., *LCA Jan.-June 2018* 42-46
 Lyle, A.P., see Chowdhury, Z., *LCA Jan.-June 2018* 42-46

M

- Mahdizadeh-Shahri, S., see Vakil-Ghahani, A., *LCA Jan.-June 2018* 64-67
 Maniatakos, M., see Mouris, D., *LCA July-Dec. 2018* 122-125
 Mashimo, S., Shioya, R., and Inoue, K., VMOR: Microarchitectural Support for Operand Access in an Interpreter; *LCA July-Dec. 2018* 217-220
 Mazumdar, S., see Scionti, A., *LCA Jan.-June 2018* 1-4
 Melhem, R., see Kline, D., *LCA July-Dec. 2018* 209-212
 Melhem, R., see Zhang, J., *LCA July-Dec. 2018* 167-170
 Min, D., Park, D., Ahn, J., Walker, R., Lee, J., Park, S., and Kim, Y., Amoeba: An Autonomous Backup and Recovery SSD for Ransomware Attack Defense; *LCA July-Dec. 2018* 245-248
 Min, S., Alian, M., Hwu, W., and Kim, N.S., Semi-Coherent DMA: An Alternative I/O Coherency Management for Embedded Systems; *LCA July-Dec. 2018* 221-224
 Mohanram, K., see Swami, S., *LCA July-Dec. 2018* 192-196
 Mohanram, K., see Rakshit, J., *LCA July-Dec. 2018* 100-104
 Mouris, D., Tsoutsos, N.G., and Maniatakos, M., TERMINATOR Suite: Benchmarking Privacy-Preserving Architectures; *LCA July-Dec. 2018* 122-125
 Mutiyam, M., see Sahoo, D., *LCA July-Dec. 2018* 213-216

N

- Najafi, M.H., see Khatamifard, S.K., *LCA July-Dec. 2018* 117-121

Nematollahi, N., Sadrosadati, M., Falahati, H., Barkhordar, M., and Sarbazi-Azad, H., *Neda: Supporting Direct Inter-Core Neighbor Data Exchange in GPUs; LCA July -Dec. 2018* 225-229

T

Tsoutsos, N.G., *see* Mouris, D., *LCA July -Dec. 2018* 122-125

O

Oh, S.M., *see* Basak, A., *LCA July -Dec. 2018* 197-200

Omar, H., Dogan, H., Kahne, B., and Khan, O., *Multicore Resource Isolation for Deterministic, Resilient and Secure Concurrent Execution of Safety-Critical Applications; LCA July -Dec. 2018* 230-234

P

Papadimitriou, G., *see* Kaliorakis, M., *LCA July -Dec. 2018* 109-112

Park, D., *see* Min, D., *LCA July -Dec. 2018* 245-248

Park, K., *see* Jeon, D., *LCA Jan. -June 2018* 5-8

Park, P., *see* Ajdari, M., *LCA Jan. -June 2018* 47-50

Park, P., *see* Kim, J., *LCA Jan. -June 2018* 80-83

Park, S., *see* Min, D., *LCA July -Dec. 2018* 245-248

Pham, B., Hower, D., Bhattacharjee, A., and Cain, T., *TLB Shootdown Mitigation for Low-Power Many-Core Servers with L1 Virtual Caches; LCA Jan. -June 2018* 17-20

Q

Qi, F., *see* Kulkarni, N., *LCA July -Dec. 2018* 171-174

R

Rajesh, A., *see* Vijayaraghavan, T., *LCA July -Dec. 2018* 179-182

Rakshit, J., and Mohanram, K., *LEO: Low Overhead Encryption ORAM for Non-Volatile Memories; LCA July -Dec. 2018* 100-104

Rhee, W., *see* Jung, D., *LCA Jan. -June 2018* 72-75

Rhu, M., *see* Kwon, Y., *LCA July -Dec. 2018* 134-138

S

Sadrosadati, M., *see* Nematollahi, N., *LCA July -Dec. 2018* 225-229

Sahoo, D., Sha, S., Satpathy, M., and Mutyam, M., *ReDRAM: A Reconfigurable DRAM Cache for GPGPUs; LCA July -Dec. 2018* 213-216

San Miguel, J., Ganesan, K., Badr, M., and Jerger, N.E., *The EH Model: Analytical Exploration of Energy-Harvesting Architectures; LCA Jan. -June 2018* 76-79

Sanchez, D., *see* Zhang, G., *LCA Jan. -June 2018* 59-63

Sankaralingam, K., *see* Vijayaraghavan, T., *LCA July -Dec. 2018* 179-182

Sapatnekar, S.S., *see* Chowdhury, Z., *LCA Jan. -June 2018* 42-46

Sarbazi-Azad, H., *see* Vakil-Ghahani, A., *LCA Jan. -June 2018* 64-67

Sarbazi-Azad, H., *see* Nematollahi, N., *LCA July -Dec. 2018* 225-229

Satpathy, M., *see* Sahoo, D., *LCA July -Dec. 2018* 213-216

Sazeides, Y., *see* Hadjilambrou, Z., *LCA Jan. -June 2018* 68-71

Scionti, A., Mazumdar, S., and Zuckerman, S., *Enabling Massive Multi-Threading with Fast Hashing; LCA Jan. -June 2018* 1-4

Sha, S., *see* Sahoo, D., *LCA July -Dec. 2018* 213-216

Shahidi, N., *see* Jung, M., *LCA Jan. -June 2018* 37-41

Shalf, J., *see* Jung, M., *LCA Jan. -June 2018* 37-41

Shioya, R., *see* Mashimo, S., *LCA July -Dec. 2018* 217-220

Shwartz, O., and Birk, Y., *Distributed Memory Integrity Trees; LCA July -Dec. 2018* 159-162

Singh, H., *see* Almatrood, A.F., *LCA Jan. -June 2018* 29-32

Skadron, K., *see* Angstadt, K., *LCA Jan. -June 2018* 84-87

Soudris, D., *see* Christoforidis, E., *LCA Jan. -June 2018* 25-28

Soudris, D., *see* Iliakis, K., *LCA July -Dec. 2018* 143-146

Stan, M., *see* Angstadt, K., *LCA Jan. -June 2018* 84-87

Steen, S.V.d., *see* De Pestel, S., *LCA July -Dec. 2018* 183-186

Suh, G.E., *see* Lee, E., *LCA Jan. -June 2018* 96-99

Swami, S., and Mohanram, K., *ARSENAL: Architecture for Secure Non-Volatile Memories; LCA July -Dec. 2018* 192-196

V

Vakil-Ghahani, A., Mahdizadeh-Shahri, S., Lotfi-Namin, M., Bakhshaliipour, M., Lotfi-Kamran, P., and Sarbazi-Azad, H., *Cache Replacement Policy Based on Expected Hit Count; LCA Jan. -June 2018* 64-67

Van Den Steen, S., and Eeckhout, L., *Modeling Superscalar Processor Memory-Level Parallelism; LCA Jan. -June 2018* 9-12

Vijayaraghavan, T., Rajesh, A., and Sankaralingam, K., *MPU-BWM: Accelerating Sequence Alignment; LCA July -Dec. 2018* 179-182

W

Wadden, J., *see* Angstadt, K., *LCA Jan. -June 2018* 84-87

Walker, R., *see* Min, D., *LCA July -Dec. 2018* 245-248

Wang, J., *see* Chowdhury, Z., *LCA Jan. -June 2018* 42-46

Wang, L., *see* Khatamifar, S.K., *LCA July -Dec. 2018* 201-204

Wei, S., *see* Li, Z., *LCA July -Dec. 2018* 147-150

Weimer, W., *see* Angstadt, K., *LCA Jan. -June 2018* 84-87

X

Xiao, S., *see* Ipek, E., *LCA July -Dec. 2018* 139-142

Xiao, S., *see* Ipek, E., *LCA July -Dec. 2018* 151-154

Xie, T., *see* Angstadt, K., *LCA Jan. -June 2018* 84-87

Xie, Y., *see* Basak, A., *LCA July -Dec. 2018* 197-200

Ydhis, S., *see* Christoforidis, E., *LCA Jan. -June 2018* 25-28

Ydhis, S., *see* Iliakis, K., *LCA July -Dec. 2018* 143-146

Y

Yang, W., *see* Ipek, E., *LCA July -Dec. 2018* 139-142

Yang, W., *see* Ipek, E., *LCA July -Dec. 2018* 151-154

Yavits, L., and Ginosar, R., *Accelerator for Sparse Machine Learning; LCA Jan. -June 2018* 21-24

Yin, S., *see* Li, Z., *LCA July -Dec. 2018* 147-150

Yoon, S., *see* Yun, J., *LCA July -Dec. 2018* 163-166

Yun, J., Yoon, S., Kim, J., Burgstaller, B., and Kim, S., *Regression Prefetcher with Preprocessing for DRAM-PCM Hybrid Main Memory; LCA July -Dec. 2018* 163-166

Z

Zabihi, M., *see* Chowdhury, Z., *LCA Jan. -June 2018* 42-46

Zarandi, H.R., *see* Zokaei, F., *LCA July -Dec. 2018* 237-240

Zha, Y., and Li, J., *CMA: A Reconfigurable Complex Matching Accelerator for Wire-Speed Network Intrusion Detection; LCA Jan. -June 2018* 33-36

Zha, Y., *see* Khorram, S., *LCA July -Dec. 2018* 113-116

Zhang, G., and Sanchez, D., *Leveraging Hardware Caches for Memoization; LCA Jan. -June 2018* 59-63

Zhang, J., *see* Jung, M., *LCA Jan. -June 2018* 37-41

Zhang, J., Kline, D., Fang, L., Melhem, R., and Jones, A.K., *RETROFIT: Fault-Aware Wear Leveling; LCA July -Dec. 2018* 167-170

Zhao, W., Chen, Q., and Guo, M., *KSM: Online Application-Level Performance Slowdown Prediction for Spatial Multitasking GPGPU; LCA July -Dec. 2018* 187-191

Zheng, H., and Louri, A., *EZ-Pass: An Energy&Performance-Efficient Power-Gating Router Architecture for Scalable NoCs; LCA Jan. -June 2018* 88-91

Zokaei, F., Zarandi, H.R., and Jiang, L., *AligneR: A Process-in-Memory Architecture for Short Read Alignment in ReRAMs; LCA July -Dec. 2018* 237-240

Zuckerman, S., *see* Scionti, A., *LCA Jan. -June 2018* 1-4

SUBJECT INDEX**A****Aerospace electronics**

Amoeba: An Autonomous Backup and Recovery SSD for Ransomware Attack Defense. *Min, D., +, LCA July-Dec. 2018 245-248*

Artificial neural networks

BRAWL: A Spintronics-Based Portable Basecalling-in-Memory Architecture for Nanopore Genome Sequencing. *Lou, Q., +, LCA July-Dec. 2018 241-244*

Associative processing

An Alternative Analytical Approach to Associative Processing. *Khoram, S., +, LCA July-Dec. 2018 113-116*

Authoring languages

VMOR: Microarchitectural Support for Operand Access in an Interpreter. *Mashimo, S., +, LCA July-Dec. 2018 217-220*

B**Bandwidth**

A High-Bandwidth PCM-Based Memory System for Highly Available IP Routing Table Lookup. *Kim, C., +, LCA July-Dec. 2018 246-249*

Big Data

Exploring Core and Cache Hierarchy Bottlenecks in Graph Processing Workloads. *Basak, A., +, LCA July-Dec. 2018 197-200*

Bioinformatics

AligneR: A Process-in-Memory Architecture for Short Read Alignment in ReRAMs. *Zokaei, F., +, LCA July-Dec. 2018 237-240*

BRAWL: A Spintronics-Based Portable Basecalling-in-Memory Architecture for Nanopore Genome Sequencing. *Lou, Q., +, LCA July-Dec. 2018 241-244*

MPU-BWM: Accelerating Sequence Alignment. *Vijayaraghavan, T., +, LCA July-Dec. 2018 179-182*

Bootstrapping

Bootstrapping: Using SMT Hardware to Improve Single-Thread Performance. *Kondguli, S., +, LCA July-Dec. 2018 205-208*

C**Cache storage**

Cache Replacement Policy Based on Expected Hit Count. *Vakil-Ghahani, A., +, LCA Jan.-June 2018 64-67*

CompressPoints: An Evaluation Methodology for Compressed Memory Systems. *Choukse, E., +, LCA July-Dec. 2018 126-129*

Exploring Core and Cache Hierarchy Bottlenecks in Graph Processing Workloads. *Basak, A., +, LCA July-Dec. 2018 197-200*

Leveraging Hardware Caches for Memoization. *Zhang, G., +, LCA Jan.-June 2018 59-63*

MTB-Fetch: Multithreading Aware Hardware Prefetching for Chip Multiprocessors. *AlBarakat, L.M., +, LCA July-Dec. 2018 175-178*

Nile: A Programmable Monitoring Coprocessor. *Delshadtehrani, L., +, LCA Jan.-June 2018 92-95*

ReDRAM: A Reconfigurable DRAM Cache for GPGPUs. *Sahoo, D., +, LCA July-Dec. 2018 213-216*

Semi-Coherent DMA: An Alternative I/O Coherency Management for Embedded Systems. *Min, S., +, LCA July-Dec. 2018 221-224*

SSD Performance Modeling Using Bottleneck Analysis. *Kim, J., +, LCA Jan.-June 2018 80-83*

TLB Shootdown Mitigation for Low-Power Many-Core Servers with L1 Virtual Caches. *Pham, B., +, LCA Jan.-June 2018 17-20*

TWiCe: Time Window Counter Based Row Refresh to Prevent Row-Hammering. *Lee, E., +, LCA Jan.-June 2018 96-99*

Cellular arrays

Design of Generalized Pipeline Cellular Array in Quantum-Dot Cellular Automata. *Almatrood, A.F., +, LCA Jan.-June 2018 29-32*

Cellular automata

Design of Generalized Pipeline Cellular Array in Quantum-Dot Cellular Automata. *Almatrood, A.F., +, LCA Jan.-June 2018 29-32*

Circuit resonance

Sensing CPU Voltage Noise Through Electromagnetic Emanations. *Hadjilambrou, Z., +, LCA Jan.-June 2018 68-71*

Cloud computing

KSM: Online Application-Level Performance Slowdown Prediction for Spatial Multitasking GPGPU. *Zhao, W., +, LCA July-Dec. 2018 187-191*

Leveraging Approximation to Improve Datacenter Resource Efficiency. *Kulkarni, N., +, LCA July-Dec. 2018 171-174*

TERMinator Suite: Benchmarking Privacy-Preserving Architectures. *Mouris, D., +, LCA July-Dec. 2018 122-125*

The Architectural Implications of Cloud Microservices. *Gan, Y., +, LCA July-Dec. 2018 155-158*

CMOS logic circuits

Design of Generalized Pipeline Cellular Array in Quantum-Dot Cellular Automata. *Almatrood, A.F., +, LCA Jan.-June 2018 29-32*

Computer architecture

AligneR: A Process-in-Memory Architecture for Short Read Alignment in ReRAMs. *Zokaei, F., +, LCA July-Dec. 2018 237-240*

BRAWL: A Spintronics-Based Portable Basecalling-in-Memory Architecture for Nanopore Genome Sequencing. *Lou, Q., +, LCA July-Dec. 2018 241-244*

Counter Advance for Reliable Encryption in Phase Change Memory. *Kline, D., +, LCA July-Dec. 2018 209-212*

Computer centers

CompressPoints: An Evaluation Methodology for Compressed Memory Systems. *Choukse, E., +, LCA July-Dec. 2018 126-129*

KSM: Online Application-Level Performance Slowdown Prediction for Spatial Multitasking GPGPU. *Zhao, W., +, LCA July-Dec. 2018 187-191*

Leveraging Approximation to Improve Datacenter Resource Efficiency. *Kulkarni, N., +, LCA July-Dec. 2018 171-174*

The Architectural Implications of Cloud Microservices. *Gan, Y., +, LCA July-Dec. 2018 155-158*

Computer network security

CMA: A Reconfigurable Complex Matching Accelerator for Wire-Speed Network Intrusion Detection. *Zha, Y., +, LCA Jan.-June 2018 33-36*

Computer networks

CMA: A Reconfigurable Complex Matching Accelerator for Wire-Speed Network Intrusion Detection. *Zha, Y., +, LCA Jan.-June 2018 33-36*

Concurrency control

Multicore Resource Isolation for Deterministic, Resilient and Secure Concurrent Execution of Safety-Critical Applications. *Omar, H., +, LCA July-Dec. 2018 230-234*

Content-addressable storage

An Alternative Analytical Approach to Associative Processing. *Khoram, S., +, LCA July-Dec. 2018 113-116*

CMA: A Reconfigurable Complex Matching Accelerator for Wire-Speed Network Intrusion Detection. *Zha, Y., +, LCA Jan.-June 2018 33-36*

Coprocessors

Nile: A Programmable Monitoring Coprocessor. *Delshadtehrani, L., +, LCA Jan.-June 2018 92-95*

Cryptography

Amoeba: An Autonomous Backup and Recovery SSD for Ransomware Attack Defense. *Min, D., +, LCA July-Dec. 2018 245-248*

ARSENAL: Architecture for Secure Non-Volatile Memories. *Swami, S., +, LCA July-Dec. 2018 192-196*

Distributed Memory Integrity Trees. *Shwartz, O., +, LCA July-Dec. 2018 159-162*

LEO: Low Overhead Encryption ORAM for Non-Volatile Memories. *Rakshit, J., +, LCA July-Dec. 2018 100-104*

TERMinator Suite: Benchmarking Privacy-Preserving Architectures. *Mouris, D., +, LCA July-Dec. 2018 122-125*

D**Data compression**

CompressPoints: An Evaluation Methodology for Compressed Memory Systems. *Choukse, E., +, LCA July-Dec. 2018 126-129*

Zebra Refresh: Value Transformation for Zero-Aware DRAM Refresh Reduction. *Kim, S., +, LCA July-Dec. 2018 130-133*

Data handling

A Scalable HW-Based Inline Deduplication for SSD Arrays. *Ajdari, M., +, LCA Jan.-June 2018 47-50*

Data integrity

A Scalable HW-Based Inline Deduplication for SSD Arrays. *Ajdari, M., +, LCA Jan.-June 2018 47-50*

- ARSENAL:** Architecture for Secure Non-Volatile Memories. *Swami, S., +, LCA July -Dec. 2018 192-196*
- Distributed Memory Integrity Trees.** *Shwartz, O., +, LCA July -Dec. 2018 159-162*
- Data mining**
- Accelerator for Sparse Machine Learning. *Yavits, L., +, LCA Jan. -June 2018 21-24*
- Data privacy**
- TERMinator Suite: Benchmarking Privacy-Preserving Architectures. *Mouris, D., +, LCA July -Dec. 2018 122-125*
- Data reduction**
- Zebra Refresh: Value Transformation for Zero-Aware DRAM Refresh Reduction. *Kim, S., +, LCA July -Dec. 2018 130-133*
- Data structures**
- Breaking the Synchronization Bottleneck with Reconfigurable Transactional Execution. *Li, Z., +, LCA July -Dec. 2018 147-150*
- Device drivers**
- Semi-Coherent DMA: An Alternative I/O Coherency Management for Embedded Systems. *Min, S., +, LCA July -Dec. 2018 221-224*
- Digital simulation**
- Flow-Based Simulation Methodology. *Hoseinzadeh, M., LCA Jan. -June 2018 51-54*
- Diseases**
- MPU-BWM: Accelerating Sequence Alignment. *Vijayaraghavan, T., +, LCA July -Dec. 2018 179-182*
- DNA**
- BRAWL: A Spintronics-Based Portable Basecalling-in-Memory Architecture for Nanopore Genome Sequencing. *Lou, Q., +, LCA July -Dec. 2018 241-244*
- MPU-BWM: Accelerating Sequence Alignment. *Vijayaraghavan, T., +, LCA July -Dec. 2018 179-182*
- DRAM chips**
- Bit-Level Load Balancing: A New Technique for Improving the Write Throughput of Deeply Scaled STT-MRAM. *Ipek, E., +, LCA July -Dec. 2018 139-142*
- HMC-MAC: Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube. *Jeon, D., +, LCA Jan. -June 2018 5-8*
- LEO: Low Overhead Encryption ORAM for Non-Volatile Memories. *Rakshit, J., +, LCA July -Dec. 2018 100-104*
- ReDRAM: A Reconfigurable DRAM Cache for GPGPUs. *Sahoo, D., +, LCA July -Dec. 2018 213-216*
- Regression Prefetcher with Preprocessing for DRAM-PCM Hybrid Main Memory. *Yun, J., +, LCA July -Dec. 2018 163-166*
- TWiCe: Time Window Counter Based Row Refresh to Prevent Row-Hammering. *Lee, E., +, LCA Jan. -June 2018 96-99*
- Vertical Writes: Closing the Throughput Gap between Deeply Scaled STT-MRAM and DRAM. *Ipek, E., +, LCA July -Dec. 2018 151-154*
- Zebra Refresh: Value Transformation for Zero-Aware DRAM Refresh Reduction. *Kim, S., +, LCA July -Dec. 2018 130-133*
- E**
- Electronic data interchange**
- Neda: Supporting Direct Inter-Core Neighbor Data Exchange in GPUs. *Nematollahi, N., +, LCA July -Dec. 2018 225-229*
- Embedded systems**
- Semi-Coherent DMA: An Alternative I/O Coherency Management for Embedded Systems. *Min, S., +, LCA July -Dec. 2018 221-224*
- Encryption**
- Counter Advance for Reliable Encryption in Phase Change Memory. *Kline, D., +, LCA July -Dec. 2018 209-212*
- Energy conservation**
- CF-TUNE: Collaborative Filtering Auto-Tuning for Energy Efficient Many-Core Processors. *Christoforidis, E., +, LCA Jan. -June 2018 25-28*
- EZ-Pass: An Energy&Performance-Efficient Power-Gating Router Architecture for Scalable NoCs. *Zheng, H., +, LCA Jan. -June 2018 88-91*
- Energy harvesting**
- The EH Model: Analytical Exploration of Energy-Harvesting Architectures. *San Miguel, J., +, LCA Jan. -June 2018 76-79*
- Entropy**
- Amoeba: An Autonomous Backup and Recovery SSD for Ransomware Attack Defense. *Min, D., +, LCA July -Dec. 2018 245-248*
- Error correction**
- Counter Advance for Reliable Encryption in Phase Change Memory. *Kline, D., +, LCA July -Dec. 2018 209-212*
- F**
- Error detection**
- Core Reliability: Leveraging Hardware Transactional Memory. *Do, S.W.S., +, LCA July -Dec. 2018 105-108*
- Failure analysis**
- ARSENAL: Architecture for Secure Non-Volatile Memories. *Swami, S., +, LCA July -Dec. 2018 192-196*
- Fault tolerance**
- RETROFIT: Fault-Aware Wear Leveling. *Zhang, J., +, LCA July -Dec. 2018 167-170*
- Feature selection**
- Statistical Analysis of Multicore CPUs Operation in Scaled Voltage Conditions. *Kaliorakis, M., +, LCA July -Dec. 2018 109-112*
- Field programmable gate arrays**
- A Scalable HW-Based Inline Deduplication for SSD Arrays. *Ajdari, M., +, LCA Jan. -June 2018 47-50*
- Breaking the Synchronization Bottleneck with Reconfigurable Transactional Execution. *Li, Z., +, LCA July -Dec. 2018 147-150*
- MNCaRT: An Open-Source, Multi-Architecture Automata-Processing Research and Execution Ecosystem. *Angstadt, K., +, LCA Jan. -June 2018 84-87*
- File servers**
- A Scalable HW-Based Inline Deduplication for SSD Arrays. *Ajdari, M., +, LCA Jan. -June 2018 47-50*
- Finite automata**
- MNCaRT: An Open-Source, Multi-Architecture Automata-Processing Research and Execution Ecosystem. *Angstadt, K., +, LCA Jan. -June 2018 84-87*
- Finite state machines**
- MNCaRT: An Open-Source, Multi-Architecture Automata-Processing Research and Execution Ecosystem. *Angstadt, K., +, LCA Jan. -June 2018 84-87*
- Flash memories**
- A Scalable HW-Based Inline Deduplication for SSD Arrays. *Ajdari, M., +, LCA Jan. -June 2018 47-50*
- SimpleSSD: Modeling Solid State Drives for Holistic System Simulation. *Jung, M., +, LCA Jan. -June 2018 37-41*
- SSD Performance Modeling Using Bottleneck Analysis. *Kim, J., +, LCA Jan. -June 2018 80-83*
- Formal languages**
- MNCaRT: An Open-Source, Multi-Architecture Automata-Processing Research and Execution Ecosystem. *Angstadt, K., +, LCA Jan. -June 2018 84-87*
- G**
- Genomics**
- AligneR: A Process-in-Memory Architecture for Short Read Alignment in ReRAMs. *Zokaei, F., +, LCA July -Dec. 2018 237-240*
- BRAWL: A Spintronics-Based Portable Basecalling-in-Memory Architecture for Nanopore Genome Sequencing. *Lou, Q., +, LCA July -Dec. 2018 241-244*
- MPU-BWM: Accelerating Sequence Alignment. *Vijayaraghavan, T., +, LCA July -Dec. 2018 179-182*
- Graph theory**
- Exploring Core and Cache Hierarchy Bottlenecks in Graph Processing Workloads. *Basak, A., +, LCA July -Dec. 2018 197-200*
- Regression Prefetcher with Preprocessing for DRAM-PCM Hybrid Main Memory. *Yun, J., +, LCA July -Dec. 2018 163-166*
- Graphics processing units**
- Neda: Supporting Direct Inter-Core Neighbor Data Exchange in GPUs. *Nematollahi, N., +, LCA July -Dec. 2018 225-229*
- KSM: Online Application-Level Performance Slowdown Prediction for Spatial Multitasking GPGPU. *Zhao, W., +, LCA July -Dec. 2018 187-191*
- ReDRAM: A Reconfigurable DRAM Cache for GPGPUs. *Sahoo, D., +, LCA July -Dec. 2018 213-216*
- H**
- Hardware-software codesign**
- Neda: Supporting Direct Inter-Core Neighbor Data Exchange in GPUs. *Nematollahi, N., +, LCA July -Dec. 2018 225-229*

I

Image filtering

Neda: Supporting Direct Inter-Core Neighbor Data Exchange in GPUs. *Nematollahi, N., +, LCA July -Dec. 2018 225-229*

Image processing

Partitioning Compute Units in CNN Acceleration for Statistical Memory Traffic Shaping. *Jung, D., +, LCA Jan. -June 2018 72-75*

Integrated circuit design

Core Reliability: Leveraging Hardware Transactional Memory. *Do, S.W.S., +, LCA July -Dec. 2018 105-108*

Integrated circuit reliability

ARSENAL: Architecture for Secure Non-Volatile Memories. *Swami, S., +, LCA July -Dec. 2018 192-196*

Core Reliability: Leveraging Hardware Transactional Memory. *Do, S.W.S., +, LCA July -Dec. 2018 105-108*

IP networks

A High-Bandwidth PCM-Based Memory System for Highly Available IP Routing Table Lookup. *Kim, C., +, LCA July -Dec. 2018 246-249*

L

Learning (artificial intelligence)

A Case for Memory-Centric HPC System Architecture for Training Deep Neural Networks. *Kwon, Y., +, LCA July -Dec. 2018 134-138*

Accelerator for Sparse Machine Learning. *Yavits, L., +, LCA Jan. -June 2018 21-24*

KSM: Online Application-Level Performance Slowdown Prediction for Spatial Multitasking GPGPU. *Zhao, W., +, LCA July -Dec. 2018 187-191*

Logic circuits

HMC-MAC: Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube. *Jeon, D., +, LCA Jan. -June 2018 5-8*

Logic design

Design of Generalized Pipeline Cellular Array in Quantum-Dot Cellular Automata. *Almatrood, A.F., +, LCA Jan. -June 2018 29-32*

Low-power electronics

Core Reliability: Leveraging Hardware Transactional Memory. *Do, S.W.S., +, LCA July -Dec. 2018 105-108*

M

Machine learning

Accelerator for Sparse Machine Learning. *Yavits, L., +, LCA Jan. -June 2018 21-24*

Magnetic tunneling

Vertical Writes: Closing the Throughput Gap between Deeply Scaled STT-MRAM and DRAM. *Ipek, E., +, LCA July -Dec. 2018 151-154*

Magnetoelectronics

Efficient In-Memory Processing Using Spintronics. *Chowdhury, Z., +, LCA Jan. -June 2018 42-46*

Majority logic

Design of Generalized Pipeline Cellular Array in Quantum-Dot Cellular Automata. *Almatrood, A.F., +, LCA Jan. -June 2018 29-32*

Mathematics computing

Exploring Core and Cache Hierarchy Bottlenecks in Graph Processing Workloads. *Basak, A., +, LCA July -Dec. 2018 197-200*

Matrix multiplication

Accelerator for Sparse Machine Learning. *Yavits, L., +, LCA Jan. -June 2018 21-24*

Memory architecture

A Case for Memory-Centric HPC System Architecture for Training Deep Neural Networks. *Kwon, Y., +, LCA July -Dec. 2018 134-138*

ARSENAL: Architecture for Secure Non-Volatile Memories. *Swami, S., +, LCA July -Dec. 2018 192-196*

CompressPoints: An Evaluation Methodology for Compressed Memory Systems. *Choukse, E., +, LCA July -Dec. 2018 126-129*

Core Reliability: Leveraging Hardware Transactional Memory. *Do, S.W.S., +, LCA July -Dec. 2018 105-108*

HMC-MAC: Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube. *Jeon, D., +, LCA Jan. -June 2018 5-8*

Modeling Superscalar Processor Memory-Level Parallelism. *Van Den Steen, S., +, LCA Jan. -June 2018 9-12*

On Memory System Design for Stochastic Computing. *Khatamifarid, S.K., +, LCA July -Dec. 2018 117-121*

Memory management

Aligner: A Process-in-Memory Architecture for Short Read Alignment in ReRAMs. *Zokaei, F., +, LCA July -Dec. 2018 237-240*

Counter Advance for Reliable Encryption in Phase Change Memory. *Kline, D., +, LCA July -Dec. 2018 209-212*

Microprocessor chips

Accelerator for Sparse Machine Learning. *Yavits, L., +, LCA Jan. -June 2018 21-24*

CF-TUNE: Collaborative Filtering Auto-Tuning for Energy Efficient Many-Core Processors. *Christoforidis, E., +, LCA Jan. -June 2018 25-28*

Core Reliability: Leveraging Hardware Transactional Memory. *Do, S.W.S., +, LCA July -Dec. 2018 105-108*

Enabling Massive Multi-Threading with Fast Hashing. *Scionti, A., +, LCA Jan. -June 2018 1-4*

Exploring Core and Cache Hierarchy Bottlenecks in Graph Processing Workloads. *Basak, A., +, LCA July -Dec. 2018 197-200*

MTB-Fetch: Multithreading Aware Hardware Prefetching for Chip Multiprocessors. *AlBarakat, L.M., +, LCA July -Dec. 2018 175-178*

Multi-Stage CPI Stacks. *Eyerman, S., +, LCA Jan. -June 2018 55-58*

Partitioning Compute Units in CNN Acceleration for Statistical Memory Traffic Shaping. *Jung, D., +, LCA Jan. -June 2018 72-75*

RPPM: Rapid Performance Prediction of Multithreaded Applications on Multicore Hardware. *De Pestel, S., +, LCA July -Dec. 2018 183-186*

Semi-Coherent DMA: An Alternative I/O Coherency Management for Embedded Systems. *Min, S., +, LCA July -Dec. 2018 221-224*

Sensing CPU Voltage Noise Through Electromagnetic Emanations. *Hadjilambrou, Z., +, LCA Jan. -June 2018 68-71*

Statistical Analysis of Multicore CPUs Operation in Scaled Voltage Conditions. *Kaliorakis, M., +, LCA July -Dec. 2018 109-112*

TLB Shootdown Mitigation for Low-Power Many-Core Servers with L1 Virtual Caches. *Pham, B., +, LCA Jan. -June 2018 17-20*

Microprocessors

Aligner: A Process-in-Memory Architecture for Short Read Alignment in ReRAMs. *Zokaei, F., +, LCA July -Dec. 2018 237-240*

BRAWL: A Spintronics-Based Portable Basecalling-in-Memory Architecture for Nanopore Genome Sequencing. *Lou, Q., +, LCA July -Dec. 2018 241-244*

Counter Advance for Reliable Encryption in Phase Change Memory. *Kline, D., +, LCA July -Dec. 2018 209-212*

MRAM devices

Bit-Level Load Balancing: A New Technique for Improving the Write Throughput of Deeply Scaled STT-MRAM. *Ipek, E., +, LCA July -Dec. 2018 139-142*

Efficient In-Memory Processing Using Spintronics. *Chowdhury, Z., +, LCA Jan. -June 2018 42-46*

Vertical Writes: Closing the Throughput Gap between Deeply Scaled STT-MRAM and DRAM. *Ipek, E., +, LCA July -Dec. 2018 151-154*

Multi-threading

Bootstrapping: Using SMT Hardware to Improve Single-Thread Performance. *Kondguli, S., +, LCA July -Dec. 2018 205-208*

Enabling Massive Multi-Threading with Fast Hashing. *Scionti, A., +, LCA Jan. -June 2018 1-4*

MTB-Fetch: Multithreading Aware Hardware Prefetching for Chip Multiprocessors. *AlBarakat, L.M., +, LCA July -Dec. 2018 175-178*

RPPM: Rapid Performance Prediction of Multithreaded Applications on Multicore Hardware. *De Pestel, S., +, LCA July -Dec. 2018 183-186*

TLB Shootdown Mitigation for Low-Power Many-Core Servers with L1 Virtual Caches. *Pham, B., +, LCA Jan. -June 2018 17-20*

Multiprocessing systems

Bootstrapping: Using SMT Hardware to Improve Single-Thread Performance. *Kondguli, S., +, LCA July -Dec. 2018 205-208*

Cache Replacement Policy Based on Expected Hit Count. *Vakil-Ghahani, A., +, LCA Jan. -June 2018 64-67*

CF-TUNE: Collaborative Filtering Auto-Tuning for Energy Efficient Many-Core Processors. *Christoforidis, E., +, LCA Jan. -June 2018 25-28*

Enabling Massive Multi-Threading with Fast Hashing. *Scionti, A., +, LCA Jan. -June 2018 1-4*

Exploring Core and Cache Hierarchy Bottlenecks in Graph Processing Workloads. *Basak, A., +, LCA July -Dec. 2018 197-200*

KSM: Online Application-Level Performance Slowdown Prediction for Spatial Multitasking GPGPU. *Zhao, W., +, LCA July -Dec. 2018 187-191*

- Multicore Resource Isolation for Deterministic, Resilient and Secure Concurrent Execution of Safety-Critical Applications. *Omar, H., +, LCA July -Dec. 2018 230-234*
- Partitioning Compute Units in CNN Acceleration for Statistical Memory Traffic Shaping. *Jung, D., +, LCA Jan. -June 2018 72-75*
- RPPM: Rapid Performance Prediction of Multithreaded Applications on Multicore Hardware. *De Pestel, S., +, LCA July -Dec. 2018 183-186*
- Semi-Coherent DMA: An Alternative I/O Coherency Management for Embedded Systems. *Min, S., +, LCA July -Dec. 2018 221-224*
- Statistical Analysis of Multicore CPUs Operation in Scaled Voltage Conditions. *Kaliorakis, M., +, LCA July -Dec. 2018 109-112*
- TLB Shootdown Mitigation for Low-Power Many-Core Servers with L1 Virtual Caches. *Pham, B., +, LCA Jan. -June 2018 17-20*

N**Nanoelectronics**

- Design of Generalized Pipeline Cellular Array in Quantum-Dot Cellular Automata. *Almatrood, A.F., +, LCA Jan. -June 2018 29-32*

Network architecture

- A High-Bandwidth PCM-Based Memory System for Highly Available IP Routing Table Lookup. *Kim, C., +, LCA July -Dec. 2018 246-249*

Network routing

- EZ-Pass: An Energy&Performance-Efficient Power-Gating Router Architecture for Scalable NoCs. *Zheng, H., +, LCA Jan. -June 2018 88-91*

Network-on-chip

- Enabling Massive Multi-Threading with Fast Hashing. *Scionti, A., +, LCA Jan. -June 2018 1-4*

- EZ-Pass: An Energy&Performance-Efficient Power-Gating Router Architecture for Scalable NoCs. *Zheng, H., +, LCA Jan. -June 2018 88-91*

Neural networks

- A Case for Memory-Centric HPC System Architecture for Training Deep Neural Networks. *Kwon, Y., +, LCA July -Dec. 2018 134-138*

- Partitioning Compute Units in CNN Acceleration for Statistical Memory Traffic Shaping. *Jung, D., +, LCA Jan. -June 2018 72-75*

O**Operating systems (computers)**

- Distributed Memory Integrity Trees. *Shwartz, O., +, LCA July -Dec. 2018 159-162*

- Nile: A Programmable Monitoring Coprocessor. *Delshadtehrani, L., +, LCA Jan. -June 2018 92-95*

Optimization

- Bootstrapping: Using SMT Hardware to Improve Single-Thread Performance. *Kondguli, S., +, LCA July -Dec. 2018 205-208*

P**Packet switching**

- Birkhoff-Von Neumann Switch Based on Greedy Scheduling. *Durkovic, S., +, LCA Jan. -June 2018 13-16*

Parallel architectures

- Breaking the Synchronization Bottleneck with Reconfigurable Transactional Execution. *Li, Z., +, LCA July -Dec. 2018 147-150*

- Decoupled MapReduce for Shared-Memory Multi-Core Architectures. *Iliakis, K., +, LCA July -Dec. 2018 143-146*

- Exploring Core and Cache Hierarchy Bottlenecks in Graph Processing Workloads. *Basak, A., +, LCA July -Dec. 2018 197-200*

Parallel processing

- A Case for Memory-Centric HPC System Architecture for Training Deep Neural Networks. *Kwon, Y., +, LCA July -Dec. 2018 134-138*

- Distributed Memory Integrity Trees. *Shwartz, O., +, LCA July -Dec. 2018 159-162*

- HMC-MAC: Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube. *Jeon, D., +, LCA Jan. -June 2018 5-8*

- MPU-BWM: Accelerating Sequence Alignment. *Vijayaraghavan, T., +, LCA July -Dec. 2018 179-182*

- Partitioning Compute Units in CNN Acceleration for Statistical Memory Traffic Shaping. *Jung, D., +, LCA Jan. -June 2018 72-75*

Parallel programming

- Decoupled MapReduce for Shared-Memory Multi-Core Architectures. *Iliakis, K., +, LCA July -Dec. 2018 143-146*

Pattern matching

- CMA: A Reconfigurable Complex Matching Accelerator for Wire-Speed Network Intrusion Detection. *Zha, Y., +, LCA Jan. -June 2018 33-36*

Performance evaluation

- Amoeba: An Autonomous Backup and Recovery SSD for Ransomware Attack Defense. *Min, D., +, LCA July -Dec. 2018 245-248*

- Cache Replacement Policy Based on Expected Hit Count. *Vakil-Ghahani, A., +, LCA Jan. -June 2018 64-67*

- Exploring Core and Cache Hierarchy Bottlenecks in Graph Processing Workloads. *Basak, A., +, LCA July -Dec. 2018 197-200*

- Multi-Stage CPI Stacks. *Eyerman, S., +, LCA Jan. -June 2018 55-58*

- Nile: A Programmable Monitoring Coprocessor. *Delshadtehrani, L., +, LCA Jan. -June 2018 92-95*

Phase change materials

- A High-Bandwidth PCM-Based Memory System for Highly Available IP Routing Table Lookup. *Kim, C., +, LCA July -Dec. 2018 246-249*

- Counter Advance for Reliable Encryption in Phase Change Memory. *Kline, D., +, LCA July -Dec. 2018 209-212*

Phase change memories

- Regression Prefetcher with Preprocessing for DRAM-PCM Hybrid Main Memory. *Yun, J., +, LCA July -Dec. 2018 163-166*

- RETROFIT: Fault-Aware Wear Leveling. *Zhang, J., +, LCA July -Dec. 2018 167-170*

Pipeline processing

- Multi-Stage CPI Stacks. *Eyerman, S., +, LCA Jan. -June 2018 55-58*

Power aware computing

- A New Class of Covert Channels Exploiting Power Management Vulnerabilities. *Khatamifard, S.K., +, LCA July -Dec. 2018 201-204*

- Accelerator for Sparse Machine Learning. *Yavits, L., +, LCA Jan. -June 2018 21-24*

- CF-TUNE: Collaborative Filtering Auto-Tuning for Energy Efficient Many-Core Processors. *Christoforidis, E., +, LCA Jan. -June 2018 25-28*

- Leveraging Hardware Caches for Memoization. *Zhang, G., +, LCA Jan. -June 2018 59-63*

- Statistical Analysis of Multicore CPUs Operation in Scaled Voltage Conditions. *Kaliorakis, M., +, LCA July -Dec. 2018 109-112*

- The Architectural Implications of Cloud Microservices. *Gan, Y., +, LCA July -Dec. 2018 155-158*

- The EH Model: Analytical Exploration of Energy-Harvesting Architectures. *San Miguel, J., +, LCA Jan. -June 2018 76-79*

- Zebra Refresh: Value Transformation for Zero-Aware DRAM Refresh Reduction. *Kim, S., +, LCA July -Dec. 2018 130-133*

Probability

- On Memory System Design for Stochastic Computing. *Khatamifard, S.K., +, LCA July -Dec. 2018 117-121*

Program interpreters

- VMOR: Microarchitectural Support for Operand Access in an Interpreter. *Mashimo, S., +, LCA July -Dec. 2018 217-220*

Q**Quality of service**

- Leveraging Approximation to Improve Datacenter Resource Efficiency. *Kulkarni, N., +, LCA July -Dec. 2018 171-174*

- The Architectural Implications of Cloud Microservices. *Gan, Y., +, LCA July -Dec. 2018 155-158*

Quantum dots

- Design of Generalized Pipeline Cellular Array in Quantum-Dot Cellular Automata. *Almatrood, A.F., +, LCA Jan. -June 2018 29-32*

Queueing theory

- Birkhoff-Von Neumann Switch Based on Greedy Scheduling. *Durkovic, S., +, LCA Jan. -June 2018 13-16*

R**Random access memory**

- A High-Bandwidth PCM-Based Memory System for Highly Available IP Routing Table Lookup. *Kim, C., +, LCA July -Dec. 2018 246-249*

- AligneR: A Process-in-Memory Architecture for Short Read Alignment in ReRAMs. *Zokaei, F., +, LCA July -Dec. 2018 237-240*

Random-access storage

- ARSENAL: Architecture for Secure Non-Volatile Memories. *Swami, S., +, LCA July -Dec. 2018 192-196*
 CMA: A Reconfigurable Complex Matching Accelerator for Wire-Speed Network Intrusion Detection. *Zha, Y., +, LCA Jan. -June 2018 33-36*
 LEO: Low Overhead Encryption ORAM for Non-Volatile Memories. *Rakshit, J., +, LCA July -Dec. 2018 100-104*
 RETROFIT: Fault-Aware Wear Leveling. *Zhang, J., +, LCA July -Dec. 2018 167-170*
 The EH Model: Analytical Exploration of Energy-Harvesting Architectures. *San Miguel, J., +, LCA Jan. -June 2018 76-79*
 Vertical Writes: Closing the Throughput Gap between Deeply Scaled STT-MRAM and DRAM. *Ipek, E., +, LCA July -Dec. 2018 151-154*

Ransomware

- Amoeba: An Autonomous Backup and Recovery SSD for Ransomware Attack Defense. *Min, D., +, LCA July -Dec. 2018 245-248*

Reduced instruction set computing

- Nile: A Programmable Monitoring Coprocessor. *Delshadtehrani, L., +, LCA Jan. -June 2018 92-95*

Regression analysis

- Accelerator for Sparse Machine Learning. *Yavits, L., +, LCA Jan. -June 2018 21-24*
 Statistical Analysis of Multicore CPUs Operation in Scaled Voltage Conditions. *Kaliourakis, M., +, LCA July -Dec. 2018 109-112*

Resource allocation

- Birkhoff-Von Neumann Switch Based on Greedy Scheduling. *Durkovic, S., +, LCA Jan. -June 2018 13-16*
 Bit-Level Load Balancing: A New Technique for Improving the Write Throughput of Deeply Scaled STT-MRAM. *Ipek, E., +, LCA July -Dec. 2018 139-142*
 Multicore Resource Isolation for Deterministic, Resilient and Secure Concurrent Execution of Safety-Critical Applications. *Omar, H., +, LCA July -Dec. 2018 230-234*
 ReDRAM: A Reconfigurable DRAM Cache for GPGPUs. *Sahoo, D., +, LCA July -Dec. 2018 213-216*

Routing

- A High-Bandwidth PCM-Based Memory System for Highly Available IP Routing Table Lookup. *Kim, C., +, LCA July -Dec. 2018 246-249*

S

Scheduling

- Leveraging Approximation to Improve Datacenter Resource Efficiency. *Kulkarni, N., +, LCA July -Dec. 2018 171-174*
 SSD Performance Modeling Using Bottleneck Analysis. *Kim, J., +, LCA Jan. -June 2018 80-83*

Security

- Nile: A Programmable Monitoring Coprocessor. *Delshadtehrani, L., +, LCA Jan. -June 2018 92-95*

Security of data

- A New Class of Covert Channels Exploiting Power Management Vulnerabilities. *Khatamifard, S.K., +, LCA July -Dec. 2018 201-204*
 CMA: A Reconfigurable Complex Matching Accelerator for Wire-Speed Network Intrusion Detection. *Zha, Y., +, LCA Jan. -June 2018 33-36*
 Multicore Resource Isolation for Deterministic, Resilient and Secure Concurrent Execution of Safety-Critical Applications. *Omar, H., +, LCA July -Dec. 2018 230-234*

Sequential analysis

- AlignerR: A Process-in-Memory Architecture for Short Read Alignment in ReRAMs. *Zokaei, F., +, LCA July -Dec. 2018 237-240*
 BRAWL: A Spintronics-Based Portable Basecalling-in-Memory Architecture for Nanopore Genome Sequencing. *Lou, Q., +, LCA July -Dec. 2018 241-244*
 MPU-BWM: Accelerating Sequence Alignment. *Vijayaraghavan, T., +, LCA July -Dec. 2018 179-182*

Sequential machines

- MPU-BWM: Accelerating Sequence Alignment. *Vijayaraghavan, T., +, LCA July -Dec. 2018 179-182*

Shared memory systems

- A Case for Memory-Centric HPC System Architecture for Training Deep Neural Networks. *Kwon, Y., +, LCA July -Dec. 2018 134-138*
 Decoupled MapReduce for Shared-Memory Multi-Core Architectures. *Iliakis, K., +, LCA July -Dec. 2018 143-146*

- Distributed Memory Integrity Trees. *Shwartz, O., +, LCA July -Dec. 2018 159-162*

- MTB-Fetch: Multithreading Aware Hardware Prefetching for Chip Multiprocessors. *AlBarakat, L.M., +, LCA July -Dec. 2018 175-178*

Sparse matrices

- Accelerator for Sparse Machine Learning. *Yavits, L., +, LCA Jan. -June 2018 21-24*

SRAM chips

- CMA: A Reconfigurable Complex Matching Accelerator for Wire-Speed Network Intrusion Detection. *Zha, Y., +, LCA Jan. -June 2018 33-36*

Stochastic processes

- On Memory System Design for Stochastic Computing. *Khatamifard, S.K., +, LCA July -Dec. 2018 117-121*

Storage management

- A Case for Memory-Centric HPC System Architecture for Training Deep Neural Networks. *Kwon, Y., +, LCA July -Dec. 2018 134-138*

- A Scalable HW-Based Inline Deduplication for SSD Arrays. *Ajdari, M., +, LCA Jan. -June 2018 47-50*

- CompressPoints: An Evaluation Methodology for Compressed Memory Systems. *Choukse, E., +, LCA July -Dec. 2018 126-129*

- MTB-Fetch: Multithreading Aware Hardware Prefetching for Chip Multiprocessors. *AlBarakat, L.M., +, LCA July -Dec. 2018 175-178*

- Regression Prefetcher with Preprocessing for DRAM-PCM Hybrid Main Memory. *Yun, J., +, LCA July -Dec. 2018 163-166*

- SSD Performance Modeling Using Bottleneck Analysis. *Kim, J., +, LCA Jan. -June 2018 80-83*

Synchronization

- Breaking the Synchronization Bottleneck with Reconfigurable Transactional Execution. *Li, Z., +, LCA July -Dec. 2018 147-150*

- MTB-Fetch: Multithreading Aware Hardware Prefetching for Chip Multiprocessors. *AlBarakat, L.M., +, LCA July -Dec. 2018 175-178*

T

Table lookup

- A High-Bandwidth PCM-Based Memory System for Highly Available IP Routing Table Lookup. *Kim, C., +, LCA July -Dec. 2018 246-249*

Telecommunication scheduling

- Birkhoff-Von Neumann Switch Based on Greedy Scheduling. *Durkovic, S., +, LCA Jan. -June 2018 13-16*

Telecommunication traffic

- CMA: A Reconfigurable Complex Matching Accelerator for Wire-Speed Network Intrusion Detection. *Zha, Y., +, LCA Jan. -June 2018 33-36*

Throughput

- AlignerR: A Process-in-Memory Architecture for Short Read Alignment in ReRAMs. *Zokaei, F., +, LCA July -Dec. 2018 237-240*

Tree searching

- Accelerator for Sparse Machine Learning. *Yavits, L., +, LCA Jan. -June 2018 21-24*

Trees (mathematics)

- Distributed Memory Integrity Trees. *Shwartz, O., +, LCA July -Dec. 2018 159-162*

Trusted computing

- Distributed Memory Integrity Trees. *Shwartz, O., +, LCA July -Dec. 2018 159-162*

V

Virtual machines

- VMOR: Microarchitectural Support for Operand Access in an Interpreter. *Mashimo, S., +, LCA July -Dec. 2018 217-220*

Voltage regulators

- Sensing CPU Voltage Noise Through Electromagnetic Emanations. *Hadjilambrou, Z., +, LCA Jan. -June 2018 68-71*

W

Wear

- RETROFIT: Fault-Aware Wear Leveling. *Zhang, J., +, LCA July -Dec. 2018 167-170*